|
STM32G474xx HAL User Manual
|
TIM HAL扩展模块的头文件。更多...
#include "stm32g4xx_hal_def.h"数据结构 | |
| struct | TIM_HallSensor_InitTypeDef |
| TIM霍尔传感器配置结构定义。更多... | |
| struct | TIMEx_BreakInputConfigTypeDef |
| TIM断路器/断路器2输入配置。更多... | |
| struct | TIMEx_EncoderIndexConfigTypeDef |
| TIM编码器索引配置。更多... | |
宏定义 | |
| #define | TIM_TIM1_ETR_GPIO 0x00000000U |
| #define | TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 |
| #define | TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 |
| #define | TIM_TIM1_ETR_COMP3 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM1_ETR_COMP4 TIM1_AF1_ETRSEL_2 |
| #define | TIM_TIM1_ETR_COMP5 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM1_ETR_COMP6 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM1_ETR_COMP7 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM1_ETR_ADC1_AWD1 TIM1_AF1_ETRSEL_3 |
| #define | TIM_TIM1_ETR_ADC1_AWD2 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM1_ETR_ADC1_AWD3 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM1_ETR_ADC4_AWD1 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM1_ETR_ADC4_AWD2 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2) |
| #define | TIM_TIM1_ETR_ADC4_AWD3 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM2_ETR_GPIO 0x00000000U |
| #define | TIM_TIM2_ETR_COMP1 TIM1_AF1_ETRSEL_0 |
| #define | TIM_TIM2_ETR_COMP2 TIM1_AF1_ETRSEL_1 |
| #define | TIM_TIM2_ETR_COMP3 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM2_ETR_COMP4 TIM1_AF1_ETRSEL_2 |
| #define | TIM_TIM2_ETR_COMP5 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM2_ETR_COMP6 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM2_ETR_COMP7 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM2_ETR_TIM3_ETR TIM1_AF1_ETRSEL_3 |
| #define | TIM_TIM2_ETR_TIM4_ETR (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM2_ETR_TIM5_ETR (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM2_ETR_LSE (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_GPIO 0x00000000U |
| #define | TIM_TIM3_ETR_COMP1 TIM1_AF1_ETRSEL_0 |
| #define | TIM_TIM3_ETR_COMP2 TIM1_AF1_ETRSEL_1 |
| #define | TIM_TIM3_ETR_COMP3 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_COMP4 TIM1_AF1_ETRSEL_2 |
| #define | TIM_TIM3_ETR_COMP5 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_COMP6 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM3_ETR_COMP7 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_TIM2_ETR TIM1_AF1_ETRSEL_3 |
| #define | TIM_TIM3_ETR_TIM4_ETR (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_ADC2_AWD1 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM3_ETR_ADC2_AWD2 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2) |
| #define | TIM_TIM3_ETR_ADC2_AWD3 (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM4_ETR_GPIO 0x00000000U |
| #define | TIM_TIM4_ETR_COMP1 TIM1_AF1_ETRSEL_0 |
| #define | TIM_TIM4_ETR_COMP2 TIM1_AF1_ETRSEL_1 |
| #define | TIM_TIM4_ETR_COMP3 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM4_ETR_COMP4 TIM1_AF1_ETRSEL_2 |
| #define | TIM_TIM4_ETR_COMP5 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM4_ETR_COMP6 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) |
| #define | TIM_TIM4_ETR_COMP7 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM4_ETR_TIM3_ETR TIM1_AF1_ETRSEL_3 |
| #define | TIM_TIM4_ETR_TIM5_ETR (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM5_ETR_GPIO 0x00000000U |
| #define | TIM_TIM5_ETR_COMP1 TIM1_AF1_ETRSEL_0 |
| #define | TIM_TIM5_ETR_COMP2 TIM1_AF1_ETRSEL_1 |
| #define | TIM_TIM5_ETR_COMP3 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) |
| #define | TIM_TIM5_ETR_COMP4 TIM1_AF1_ETRSEL_2 |
| #define | TIM_TIM5_ETR_COMP5 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) |
| #define | |